摘要:随着多级单元(Multi-Level Cell,MLC)闪存存储密度的增加,单元间干扰(Cell-toCell Interference,CCI)成为影响NAND闪存可靠性的主要噪声。针对这种情况,在深入分析MLC闪存信道模型和CCI噪声模型的基础上,利用MLC阈值电压的均匀感知策略获取闪存页中每比特的对数似然比(Log-Likelihood Ratio,LLR)信息,提出了一种MLC型NAND闪存的最小和译码算法。仿真结果表明,在MLC闪存信道下,该方法既可保证闪存单元可靠性,又具有较短闪存单元的读取时间,从而实现了译码复杂度和性能间的良好折衷。
注:因版权方要求,不能公开全文,如需全文,请咨询杂志社
热门期刊服务
Journal of Systems Science and Complexity China World Economy Cellular Molecular Immunology International Journal of Computing Journal of Systems Science and Systems Engineering Chinese Journal of Oceanology and Limnology International Journal of Automation Computing Journal of Computer Science and Technology Journal of Systems Engineering and Electronics Communications in Theoretical Physics China Petroleum Processing Petrochemical Technology The Journal of China Universities of Posts and Telecommunications