摘要：为精简DDS信号源的系统设计，可利用DSP Builder与VHDL混合设计方法，将DDS、参数输入接口、D／A输出接口集成于FPGA芯片内，改变了传统的由单片机来管理键盘、数码管、D／A等电路的系统设计思想，使系统更加精简可靠。
注：因版权方要求，不能公开全文，如需全文，请咨询杂志社
热门期刊服务
Journal of Hydrodynamics Applied Mathematics and Mechanics Pedosphere Nuclear Science and Techniques Applied Geophysics Plasma Science and Technology Advances in Atmospheric Sciences Tsinghua Science and Technology Journal of Genetics and Genomics Journal of Systems Science and Complexity World Journal of Gastroenterology Journal of Iron and Steel Research