摘要：介绍了一种焦平面阵列探测器非均匀性的多点实时校正系统,该系统具有校正精度高、易于实现、实时性强等优点.同时介绍了该系统中的重要逻辑模块--12 bit×8 bit乘法器的VHDL设计,该乘法器占用FPGA硬件资源少,运行实时性好.
注：因版权方要求，不能公开全文，如需全文，请咨询杂志社
热门期刊服务
Acta Metallurgica Sinica Journal of Environmental Sciences High Technology Letters Chinese Geographical Science Acta Pharmacologica Sinica Biomedical and Environmental Sciences Chinese Journal of Mechanical Engineering Journal of Ocean University of China Chemical Research in Chinese Universities Journal of Central South University Journal of Meteorological Research Journal of Geographical Sciences